Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS over array of 3-D DRAM device

CMOS over array of 3-D DRAM device

US Patent 11380691 · Granted Jul 5, 2022

Estimated economic value: $35,888,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

L-type wordline connection structure for three-dimensional memory2025
L-type wordline connection structure for three-dimensional memory2025
Three dimensional memory device and method of fabrication2025
Three dimensional memory device and method of fabrication2025
Three-dimensional dynamic random-access memory (3D DRAM) gate all-around (GAA) d2025
Stress and overlay management for semiconductor processing2025
Localized stress modulation by implant to back of wafer2025
Techniques for void-free material depositions2024
Methods of forming material within openings extending into a semiconductor const2024
CMOS over array of 3-D DRAM device2024
CMOS over array of 3-D DRAM device2024
Replacement channel process for three-dimensional dynamic random access memory2024