Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Realization of binary neural networks in NAND memory arrays

Realization of binary neural networks in NAND memory arrays

US Patent 11328204 · Granted May 10, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Supporting mixed read in non-volatile memory controller2025
Bypass buffer for worn out codewords2025
Data storage device and method for hiding tweak generation latency2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Mesh network-on-a-chip (NOC) with heterogeneous routers2025
Memory controller support for mixed read2025
Memory controller with common request buffer2025
Data receiver design in DDR memory interfaces2025