Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency combined clock data recovery logic network and charge pump circuit

Low latency combined clock data recovery logic network and charge pump circuit

US Patent 11290115 · Granted Mar 29, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low latency combined clock data recovery logic network and charge pump circuit2024
Low-impedance switch driver in passive multi-input comparator for isolation of t2024
Clock and data recovery lock detection circuit for verifying lock condition in p2023
Dynamic integration time adjustment of a clocked data sampler using a static ana2022
Amplifier with adjustable high-frequency gain using varactor diodes2022
Clock and data recovery lock detection circuit for verifying lock condition in p2022
Measurement and correction of multiphase clock duty cycle and skew2022
Passive multi-input comparator for orthogonal codes on a multi-wire bus2021
Distributed electrostatic discharge scheme to improve analog front-end bandwidth2021
Dynamic integration time adjustment of a clocked data sampler using a static ana2021
Measurement and correction of multiphase clock duty cycle and skew2021
Amplifier with adjustable high-frequency gain using varactor diodes2021