Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock and data recovery lock detection circuit for verifying lock condition in presence of imbalanced early to late vote ratios

Clock and data recovery lock detection circuit for verifying lock condition in presence of imbalanced early to late vote ratios

US Patent 11742861 · Granted Aug 29, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-wire permuted forward error correction2025
Methods and systems for high bandwidth communications interface2025
Method and apparatus for low power chip-to-chip communications with constrained 2024
Horizontal centering of sampling point using multiple vertical voltage2024
Low power chip-to-chip bidirectional communications2024
Low latency combined clock data recovery logic network and charge pump circuit2024
Clock data recovery with decision feedback equalization2024
Low-impedance switch driver in passive multi-input comparator for isolation of t2024
Interleaved forward error correction over multiple transport channels2024
High speed communications system2024
Continuous time linear equalization and bandwidth adaptation using asynchronous 2023
Multi-modal data-driven clock recovery circuit2023