Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic integration time adjustment of a clocked data sampler using a static analog calibration circuit

Dynamic integration time adjustment of a clocked data sampler using a static analog calibration circuit

US Patent 11515885 · Granted Nov 29, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-wire permuted forward error correction2025
Dynamically weighted exclusive or gate having weighted output segments for phase2025
Methods and systems for high bandwidth communications interface2025
Method and apparatus for low power chip-to-chip communications with constrained 2024
Horizontal centering of sampling point using multiple vertical voltage2024
Line driver impedance calibration for multi-wire data bus2024
Low power chip-to-chip bidirectional communications2024
Low latency combined clock data recovery logic network and charge pump circuit2024
Clock data recovery with decision feedback equalization2024
Low-impedance switch driver in passive multi-input comparator for isolation of t2024
Interleaved forward error correction over multiple transport channels2024
Synchronously-switched multi-input demodulating comparator2024