Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integration of high density cross-point memory and CMOS logic for high density low latency eNVM and eDRAM applications

Integration of high density cross-point memory and CMOS logic for high density low latency eNVM and eDRAM applications

US Patent 11233040 · Granted Jan 25, 2022

Estimated economic value: $21,146,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staggered vertically spaced integrated circuit line metallization with different2025
Subtractively patterned interconnect structures for integrated circuits2025
Trench-based quantum dot devices with conductive liners2025
Staircase-based metal-insulator-metal (MIM) capacitors2025
Compositional engineering of Schottky diode2025
Compositional engineering of Schottky diode2025
Co-integration of high voltage (HV) and low voltage (LV) transistor structures, 2025
Contact over active gate structures with conductive trench contact taps for adva2025
Integrated circuit devices with FinFETs over gate-all-around transistors2025
Integrated circuit devices with FinFETs over gate-all-around transistors2025
Integrated circuit assemblies with stacked compute logic and memory dies2025
Integrated circuit assemblies with stacked compute logic and memory dies2025