Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallelism within a systolic array using multiple accumulate busses

Parallelism within a systolic array using multiple accumulate busses

US Patent 11232062 · Granted Jan 25, 2022

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable function approximation based on hardware selection of mapping table2025
Reducing power consumption in integrated circuits2025
Systolic array with input reduction to multiple reduced inputs2025
Systolic array with input reduction to multiple reduced inputs2025
Significand shifting in floating point processing operations2025
Testing integrated circuit designs with accelerated replay2025
Data-type-aware clock-gating2025
Data-type-aware clock-gating2025
Configuration of a deep vector engine using an opcode table, control table, and 2025
Throughput increase for compute engine2025
Configurable vector compute engine2025
On-circuit activity monitoring for modifying integrated circuit processing2025