Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel rounding for conversion from binary floating point to binary coded decimal

Parallel rounding for conversion from binary floating point to binary coded decimal

US Patent 11221826 · Granted Jan 11, 2022

Estimated economic value: $4,843,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-based implementation of secure hash algorithms2025
Padding input data for artificial intelligence accelerators2025
Hardware-based message block padding for hash algorithms2025
Rounding hexadecimal floating point numbers using binary incrementors2025
Verifying the correctness of a leading zero counter2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Variable replacement by an artificial intelligence accelerator2023
Enhanced low precision binary floating-point formatting2023
Compute array of a processor with mixed-precision numerical linear algebra suppo2023
Instruction handling for accumulation of register results in a microprocessor2023
Vector convert hexadecimal floating point to scaled decimal instruction2023
Vector string search instruction2023