Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory context restore, reduction of boot time of a system on a chip by reducing double data rate memory training

Memory context restore, reduction of boot time of a system on a chip by reducing double data rate memory training

US Patent 11176986 · Granted Nov 16, 2021

Estimated economic value: $535,274,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient memory power control operations2025
Directed refresh management for DRAM2025
Memory controller with enhanced low-power state2025
Refresh during power state changes2025
Memory calibration system and method2025
Full dynamic post-package repair2024
Refresh management list for DRAM2023
Refresh management for memory2023
Memory context restore, reduction of boot time of a system on a chip by reducing2023
Memory context restore, reduction of boot time of a system on a chip by reducing2023
Memory context restore, reduction of boot time of a system on a chip by reducing2023
Memory calibration system and method2023