Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems to perform automated Integrated Fan-Out wafer level package routing

Methods and systems to perform automated Integrated Fan-Out wafer level package routing

US Patent 11176306 · Granted Nov 16, 2021

Estimated economic value: $102,912,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Surface clean system and method2025
Lithography system and method thereof2025
Method for forming layer2025
Apparatus for physical vapor deposition and method for forming a layer2025
Method of manufacturing semiconductor wafer and cleaning scrubber2024
Superseding design rule check (DRC) rules in a DRC-correct interactive router2024
Lithography system and method thereof2023
Lithography system and method thereof2022
EUV light source and apparatus for lithography2022
Laser source device, extreme ultraviolet lithography device and method2021
Automatic net grouping and routing2021
Seamless transition between routing modes2021