Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area-efficient dynamic memory redundancy scheme with priority decoding

Area-efficient dynamic memory redundancy scheme with priority decoding

US Patent 11170865 · Granted Nov 9, 2021

Estimated economic value: $19,893,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of supplying chemical liquid2025
Resource scheduling method, terminal device, and network device2025
Pseudo-differential de-glitch sense amplifier2025
Process for manufacture of (S)-N-(3-((2-((4-((1-acetylpyrrolidin-3-yl)(methyl)am2025
Power multiplexer2025
Power level comparator with switching input2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Information receiving and sending method, terminal device and network device2025
GLP-1R agonist and therapeutic method thereof2025
Transmission parameter determination method, terminal device, and network device2025
Method for correcting pointing errors of biaxial rotation system based on spheri2025
GLP-1R agonist and therapeutic method thereof2025