Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and methods for configurable bit line isolation in non-volatile memory

Apparatus and methods for configurable bit line isolation in non-volatile memory

US Patent 11158384 · Granted Oct 26, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including a bit-line-bias vertical transistor bl2025
Sense amplifier architecture providing reduced program verification time2025
IR drop compensation for sensing memory2024
Charge pump current regulation during voltage ramp2024
Memory cell sensing by charge sharing between sensing nodes2024
Solid electrolyte, electrode, power storage device, and method for producing sol2023
Hetero-plane data storage structures for non-volatile memory2023
Nonconsecutive mapping scheme for data path circuitry in a storage device2023
Three-valued programming mechanism for non-volatile memory structures2022
Level shifter with improved negative voltage capability2022
Threshold voltage setting with boosting read scheme2022
Level shifter with improved negative voltage capability2022