Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques to implement a hybrid error correction code scheme

Techniques to implement a hybrid error correction code scheme

US Patent 11157359 · Granted Oct 26, 2021

Estimated economic value: $21,268,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

End-to-end data protection for compute in memory (CIM)/compute near memory (CNM)2025
Adaptive error correction to improve system memory reliability, availability, an2025
Non-destructive measurement method and apparatus for the turn-to-turn resistivit2025
Circuitry and methods for direct memory access instruction set architecture supp2024
Low-complexity coverage-based compression2024
Technologies for preserving error correction capability in compute-in-memory ope2023
Methods, systems, and storage media for predicting physical changes to a wellhea2022
Memory rank design for a memory channel that is optimized for graph applications2022
Technologies for performing encoding of data symbols for column read operations2022
Technologies for providing ECC pre-provisioning and handling for cross-point mem2022
Technologies for preserving error correction capability in compute-in-memory ope2021
Technologies for providing multiple levels of error correction2021