Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technologies for preserving error correction capability in compute-in-memory operations

Technologies for preserving error correction capability in compute-in-memory operations

US Patent 11182242 · Granted Nov 23, 2021

Estimated economic value: $33,627,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for burst memory write operations2025
End-to-end data protection for compute in memory (CIM)/compute near memory (CNM)2025
Stacked memory chip solution with reduced package inputs/outputs (I/Os)2025
Method and apparatus to perform a multiple bit column read using a single bit pe2025
Adaptive error correction to improve system memory reliability, availability, an2025
Method and apparatus to perform a read of a column in a memory accessible by row2025
Non-destructive measurement method and apparatus for the turn-to-turn resistivit2025
Two transistor gain cell memory with indium gallium zinc oxide2025
Data processing near data storage2024
Data processing near data storage2024
Low-complexity coverage-based compression2024
Techniques to couple high bandwidth memory device on silicon substrate and packa2024