Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technologies for providing multiple levels of error correction

Technologies for providing multiple levels of error correction

US Patent 11023320 · Granted Jun 1, 2021

Estimated economic value: $35,542,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for burst memory write operations2025
End-to-end data protection for compute in memory (CIM)/compute near memory (CNM)2025
Sparse column-aware encodings for numeric data types2025
Stacked memory chip solution with reduced package inputs/outputs (I/Os)2025
Data storage system with parallel array of dense memory cards and high airflow2025
Method and apparatus to perform a multiple bit column read using a single bit pe2025
Method and apparatus to perform a multiple bit column read using a single bit pe2025
Multipole filter on a quantum device with multiplexing and signal separation2025
Quantum logic circuit qubit layouts2025
Data access ordering for writing-to or reading-from memory devices2025
SSD managed host write atomicity with arbitrary transfer length2025
Disallowing reads on files associated with compromised data encryption keys2025