Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using negative-edge integrated clock gate in clock network

Using negative-edge integrated clock gate in clock network

US Patent 11132490 · Granted Sep 28, 2021

Estimated economic value: $67,990,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Restructuring algorithm for including user-specified clock instances in a post-C2025
Logic sharing maximization using non-unique matrix representation2025
Driver resizing using a transition-based pin capacitance increase margin2024
Identifying redundant logic based on clock gate enable condition2023
Routing congestion based on fractional via cost and via density2023
Routing using rule-based blockage extension2023
Pruning redundant buffering solutions using fast timing models2023
Machine-learning based clustering for clock tree synthesis2023
Grouping cells in cell library based on clustering2023
User interface for interactive skew group analysis2023
Post-CTS clock tree restructuring2023
Switching power aware driver resizing by considering net activity in buffering a2022