{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Logic based read sample offset in a memory sub system", "item": "https://www.patentleaderboard.com/patent/11119848"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic based read sample offset in a memory sub system

Logic based read sample offset in a memory sub system

US Patent 11119848 · Granted Sep 14, 2021

Estimated economic value: $15,044,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tracking and refreshing state metrics in memory sub-systems2025
Tracking and refreshing state metrics in memory sub-systems2025
Open block family duration limited by temperature variation2025
Open block family duration limited by temperature variation2025
Adjustment of program verify targets corresponding to a last programming distrib2025
Adjustment of program verify targets corresponding to a last programming distrib2025
Closing block family based on soft and hard closure criteria2025
Data integrity checks based on voltage distribution metrics2025
Block family-based error avoidance for memory devices2025
Block family-based error avoidance for memory devices2025
Open block family duration limited by time and temperature2025
Open block family duration limited by time and temperature2025