Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming semiconductor structure and overlay error estimation

Method for forming semiconductor structure and overlay error estimation

US Patent 11119416 · Granted Sep 14, 2021

Estimated economic value: $13,316,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transmitter and method for dynamically setting current mode of transmitter2025
Method and structure for overlay measurement in semiconductor device manufacturi2025
Tuner codeword database construction method and mobile device2025
System and method for residual gas analysis2025
Chemical mechanical polishing apparatus and method2025
Electronic device with backlight module2025
Spherical multi-axis optical fiber sensing device, assembling method and movable2025
Manufacturing method for manufacturing a package structure2024
System and method for residual gas analysis2024
Photoelectric sensing system and feedback module2024
Method and system for diagnosing a semiconductor wafer2024
Prediction processing system using reference data buffer to achieve parallel non2024