Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for adjusting clock-data timing in a multi-lane data communication link

System and method for adjusting clock-data timing in a multi-lane data communication link

US Patent 11115176 · Granted Sep 7, 2021

Estimated economic value: $23,604,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-power, low-latency time-to-digital-converter-based serial link2021
Fixing dead-zone in clock data recovery circuits2020
Receiver with cancellation of intrinsic offset from decision feedback equalizati2019
Receiver with cancellation of intrinsic offset from decision feedback equalizati2019
Optimizing clock/data recovery power while maintaining link stability in source 2019
Clock data recovery with non-uniform clock tracking2018
Apparatuses, methods, and systems for glitch-free clock switching2016
Thermometer code converter2016
Thermometer code converter2016