Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Middle-of-line interconnect having low metal-to-metal interface resistance

Middle-of-line interconnect having low metal-to-metal interface resistance

US Patent 11114382 · Granted Sep 7, 2021

Estimated economic value: $7,685,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical field effect transistor with minimal contact to gate erosion2025
Semiconductor device having hybrid middle of line contacts2025
Stacked field effect transistor structure with independent gate control between 2025
Bottom contact with self-aligned spacer for stacked semiconductor devices2025
Field effect transistor with backside source/drain2025
Method and structure of forming sidewall contact for stacked FET2025
Stressed material within gate cut region2025
Electronic devices with a low dielectric constant2025
Bottom contact for stacked GAA FET2025
Middle of line structure with stacked devices2025
CMOS top source/drain region doping and epitaxial growth for a vertical field ef2025
Stacked vertical transport field-effect transistor logic gate structures with sh2025