Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read spike mitigation in integrated circuit memory

Read spike mitigation in integrated circuit memory

US Patent 11114156 · Granted Sep 7, 2021

Estimated economic value: $21,620,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Word line drivers for multiple-die memory devices2025
Pre-decoder circuitry2025
Pre-decoder circuitry2025
Word line drivers for multiple-die memory devices2025
Data correction scheme with reduced device overhead2025
Structures for word line multiplexing in three-dimensional memory arrays2024
Drift aware read operations2024
Structures for word line multiplexing in three-dimensional memory arrays2024
Cell voltage drop compensation circuit2024
Word line drivers for multiple-die memory devices2024
Shadow DRAM with CRC+RAID architecture, system and method for high RAS feature i2024
Instant write scheme with delayed parity/raid2024