Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator

Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator

US Patent 11093674 · Granted Aug 17, 2021

Estimated economic value: $3,119,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Minimizing hash collisions of composite keys2025
Minimizing hash collisions of composite keys2025
Non-blocking hardware function request retries to address response latency varia2024
Non-blocking hardware function request retries to address response latency varia2024
System and method for supporting secure objects using a memory access control mo2024
Data filtering using a plurality of hardware accelerators2023
Cycle accurate and cycle reproducible memory for an FPGA based hardware accelera2021
Cycle accurate and cycle reproducible memory for an FPGA based hardware accelera2021
Transmit and receive radio frequency (RF) signals without the use of baseband ge2021
Secure processing environment for protecting sensitive information2021
On-chip logic accelerator2021
Phase continuous signal generation using direct digital synthesis2020