Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator

Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator

US Patent 11047907 · Granted Jun 29, 2021

Estimated economic value: $5,149,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Minimizing hash collisions of composite keys2025
Minimizing hash collisions of composite keys2025
Non-blocking hardware function request retries to address response latency varia2024
Non-blocking hardware function request retries to address response latency varia2024
System and method for supporting secure objects using a memory access control mo2024
Data filtering using a plurality of hardware accelerators2023
Generating clock signals for a cycle accurate, cycle reproducible FPGA based har2021
Generating clock signals for a cycle accurate, cycle reproducible FPGA based har2021
Transmit and receive radio frequency (RF) signals without the use of baseband ge2021
Secure processing environment for protecting sensitive information2021
On-chip logic accelerator2021
Phase continuous signal generation using direct digital synthesis2020