Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit-reduced verification for memory arrays

Bit-reduced verification for memory arrays

US Patent 11062077 · Granted Jul 13, 2021

Estimated economic value: $258,153,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable system counter based on a hardware clock frequency2025
Extending cover properties in formal verification to generate failure traces tha2025
Executing instruction sequences generated from software interactions as part of 2025
Fuzzy scoreboard2024
Interconnect flow graph for integrated circuit design2023
Hardware-software interaction testing using formal verification2023