Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Redundant storage of error correction code (ECC) checkbits for validating proper operation of a static random access memory (SRAM)

Redundant storage of error correction code (ECC) checkbits for validating proper operation of a static random access memory (SRAM)

US Patent 11055173 · Granted Jul 6, 2021

Estimated economic value: $20,850,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processing system, related integrated circuit, device and method2023
Circuit for verifying the content of registers2023
Functional safety method, system, and corresponding computer program product2022
Functional safety method, corresponding system-on-chip, device and vehicle2022
Functional safety method, corresponding system-on-chip, device and vehicle2022
Functional safety method, corresponding system-on-chip, device and vehicle2022
Device with a plurality of clock domains2022
Circuit for verifying the content of registers2022
Processing system, related integrated circuit, device and method2021
Memory architecture including response manager for error correction circuit2020
Memory architecture including response manager for error correction circuit2020
Redundant storage of error correction code (ECC) checkbits for validating proper2020