Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory sub-system including an in-package sequencer to perform error correction and memory testing operations

Memory sub-system including an in-package sequencer to perform error correction and memory testing operations

US Patent 10991445 · Granted Apr 27, 2021

Estimated economic value: $26,531,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital assembly of spherical hydrogel voxels to form 3D lattice structures2025
Model training method and apparatus, deidentification method and apparatus, devi2025
Face image processing method, face image processing model training method, appar2025
Image processing method and apparatus2025
Image processing method and apparatus, computer device, computer-readable storag2025
Gaze correction method and apparatus for face image, device, computer-readable s2025
Facial image processing method and apparatus, device, and storage medium2025
Hybrid wear leveling for in-place data replacement media2025
Enabling multiple data capacity modes at a memory sub-system2025
Enabling multiple data capacity modes at a memory sub-system2025
Image processing method and apparatus, computer device, storage medium, and prog2025
Hardware based status collector acceleration engine for memory sub-system operat2025