Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate cut with high selectivity to preserve interlevel dielectric layer

Gate cut with high selectivity to preserve interlevel dielectric layer

US Patent 10957544 · Granted Mar 23, 2021

Estimated economic value: $2,115,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Integration of nanosheets with bottom dielectric isolation and ideal diode2025
TSV and backside power distribution structure2025
Wraparound contact with reduced distance to channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
FinFET gate cut after dummy gate removal2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025
Dual structured buried rail2025
Method and structure of forming independent contact for staggered CFET2025
Strain generation and anchoring in gate-all-around field effect transistors2025