Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated assemblies comprising vertically-stacked memory array decks and folded digit line connections

Integrated assemblies comprising vertically-stacked memory array decks and folded digit line connections

US Patent 10957382 · Granted Mar 23, 2021

Estimated economic value: $19,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated assemblies having voltage sources coupled to shields and/or plate ele2025
Memory arrays with vertical transistors and the formation thereof2025
Sensing scheme for a memory with shared sense components2025
Computer-readable media and methods for generating a geospatial image map2025
Storing memory array operational information in non-volatile subarrays2024
Storing memory array operational information in non-volatile subarrays2024
Integrated memory comprising secondary access devices between digit lines and pr2024
Integrated memory comprising secondary access devices between digit lines and pr2024
Integrated components which have both horizontally-oriented transistors and vert2024
Integrated components which have both horizontally-oriented transistors and vert2024
Pre-sense gut node amplification in sense amplifier2024
Sensing scheme for a memory with shared sense components2024