Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional memory device with drain-select-level isolation structures and method of making the same

Three-dimensional memory device with drain-select-level isolation structures and method of making the same

US Patent 10943917 · Granted Mar 9, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Out-of-order programming of first wordline in a physical unit of a memory device2025
Adaptive sensing time for memory operations2025
Corrective reads with improved recovery from data retention loss2025
Low stress refresh erase in a memory device2025
Data sequencing circuit and method2025
Memory device2025
Channel pre-charge process in a memory device2025
Three-dimensional nor array and method of making the same2025
Source bias temperature compensation for read and program verify operations on a2025
Memory read operation using a voltage pattern based on a read command type2025
Memory systems with flexible erase suspend-resume operations, and associated sys2025