Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read window size

Read window size

US Patent 10936392 · Granted Mar 2, 2021

Estimated economic value: $19,050,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trim setting determination on a memory device2025
Pre-read operation for multi-pass programming of memory devices2025
Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Buffer allocation for reducing block transit penalty2025
Multi-stage erase operation of memory cells in a memory sub-system2025
Multiple-pass programming of memory cells using temporary parity generation2025
Multiple-pass programming of memory cells using temporary parity generation2025
Memory devices with a lower effective program verify level2025
Processing write requests based on queue identifier2025
Temporary parity buffer allocation for zones in a parity group2025