Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient performance of inner loops on a multi-lane processor

Efficient performance of inner loops on a multi-lane processor

US Patent 10936320 · Granted Mar 2, 2021

Estimated economic value: $2,720,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reformatting matrices to improve computing efficiency2025
Reformatting matrices to improve computing efficiency2025
Reformatting matrices to improve computing efficiency2025
Reformatting matrices to improve computing efficiency2025
Configurable virtual environment definitions2025
Hardware-based implementation of secure hash algorithms2025
Hardware-based implementation of secure hash algorithms2025
Hardware-based message block padding for hash algorithms2025
Utilizing machine learning and natural language generation models to generate a 2024
Comparing hash values computed at function entry and exit for increased security2024
Comparing hash values computed at function entry and exit for increased security2024
Dispatching multiply and accumulate operations based on accumulator register ind2024