Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems of enabling concurrent editing of hierarchical electronic circuit layouts

Methods and systems of enabling concurrent editing of hierarchical electronic circuit layouts

US Patent 10922469 · Granted Feb 16, 2021

Estimated economic value: $131,214,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating deceptions using web assembly binaries2025
Network congestion control in sub-round trip time2025
Admission control for latency-critical remote procedure calls in datacenters2024
Rate update engine for reliable transport protocol2024
Fault tolerant design for clock-synchronization systems2023
Congestion control for low latency datacenter networks2022
Fault tolerant design for clock-synchronization systems2022
System and method for automatic performance analysis in an electronic circuit de2022
Congestion control for low latency datacenter networks2021
Methods, systems, and computer program product for determining layout equivalenc2020
Editing of layout designs for fixing DRC violations2020
Power and performance aware memory-controller voting mechanism2019