Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fault tolerant design for clock-synchronization systems

Fault tolerant design for clock-synchronization systems

US Patent 11463187 · Granted Oct 4, 2022

Estimated economic value: $72,887,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating deceptions using web assembly binaries2025
Weighted load balancing using scaled parallel hashing2025
Offloads for multicast virtual network packet processing in a network interface 2025
Network congestion control in sub-round trip time2025
Network congestion control in sub-round trip time2025
Network congestion control in sub-round trip time2025
Packet cache system and method2025
Mechanism for precise time synchronization in a datacenter network2025
Systems and methods for querying large data repositories2025
Early retransmission for hardware reliable transport2024
Early retransmission for hardware reliable transport2024
Early retransmission for hardware reliable transport2024