{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Manage source line bias to account for non-uniform resistance of memory cell source lines", "item": "https://www.patentleaderboard.com/patent/10910069"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Manage source line bias to account for non-uniform resistance of memory cell source lines

Manage source line bias to account for non-uniform resistance of memory cell source lines

US Patent 10910069 · Granted Feb 2, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Touch display computing device with radio frequency touch and gesture recognitio2025
Block family management for a virtual block2025
Select gate maintenance with adaptive scan frequency in a memory sub-system2025
Power loss error detection using partial block handling2025
Antenna assembly for integrated circuit package2025
Optimizing data reliability using erase retention2025
Apparatus with multi-deck read level management and methods for operating the sa2025
Error avoidance for partially programmed blocks of a memory device2025
Dual-way sensing scheme for better neighboring word-line interference2025
Partial block handling protocol in a non-volatile memory device2025
Dynamic read calibration2025
Dynamic read calibration2025