Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM array architecture with row hammer stress mitigation

DRAM array architecture with row hammer stress mitigation

US Patent 10910038 · Granted Feb 2, 2021

Estimated economic value: $21,204,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device control schemes, and associated methods, devices, and systems2025
Sensing scheme for a memory with shared sense components2025
Word line driver circuitry including shared driver gates, and associated methods2025
Method and apparatus for transmitting and receiving control information in wirel2025
Systems and methods for improved reliability in voltage level shifters2025
Method and apparatus for controlling electric power steering system2025
Composition for promoting extracellular vesicle production containing peptide de2025
Method and apparatus for transmitting and receiving group downlink control chann2025
Storing memory array operational information in non-volatile subarrays2024
Storing memory array operational information in non-volatile subarrays2024
Method and apparatus for transmitting control information in wireless communicat2024
Sub-word line driver having common gate boosted voltage2024