Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Byte-addressable flash-based memory module with prefetch mode that is adjusted based on feedback from prefetch accuracy that is calculated by comparing first decoded address and second decoded address, where the first decoded address is sent to memory controller, and the second decoded address is sent to prefetch buffer

Byte-addressable flash-based memory module with prefetch mode that is adjusted based on feedback from prefetch accuracy that is calculated by comparing first decoded address and second decoded address, where the first decoded address is sent to memory controller, and the second decoded address is sent to prefetch buffer

US Patent 10866897 · Granted Dec 15, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coordinated in-module RAS features for synchronous DDR compatible memory2025
Coordinated in-module RAS features for synchronous DDR compatible memory2025
Hybrid memory management systems and methods with in-storage processing and attr2025
High bandwidth memory system2025
High bandwidth memory system2025
Two-dimensional processing array with a vertically stacked memory tile array2025
Two-dimensional processing array with a vertically stacked memory tile array2025
Programmable access engine architecture for graph neural network and graph appli2025
Scaling out architecture for dram-based processing unit (DPU)2025
Scaling out architecture for dram-based processing unit (DPU)2025
Graph acceleration solution with cloud FPGA2025
Graph acceleration solution with cloud FPGA2025