Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device-region layout for embedded flash

Device-region layout for embedded flash

US Patent 10861553 · Granted Dec 8, 2020

Estimated economic value: $8,666,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Battery bending test system and method2025
Testing structure for an integrated chip having a high-voltage device2025
Semiconductor packages and methods of manufacturing thereof2025
Semiconductor packages and methods of manufacturing thereof2025
Stilted pad structure2025
Polysilicon resistor structures2025
Polysilicon resistor structures2025
Bonded wafer device structure and methods for making the same2025
Embedded ferroelectric memory cell2025
ONON sidewall structure for memory device and method for making the same2025
ONON sidewall structure for memory device and method for making the same2025
ONON sidewall structure for memory device and method for making the same2025