Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of integrating a charge-trapping gate stack into a CMOS flow

Method of integrating a charge-trapping gate stack into a CMOS flow

US Patent 10854625 · Granted Dec 1, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile charge trap memory device having a high dielectric constant blocking2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Methods of equalizing gate heights in embedded non-volatile memory on HKMG techn2025
Method of forming oxide-nitride-oxide stack of non-volatile memory and integrati2025
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device2024
Method of ono integration into logic CMOS flow2024
Memory transistor with multiple charge storing layers and a high work function g2024
Silicon-oxide-nitride-oxide-silicon multi-level non-volatile memory device and m2023
Oxide-nitride-oxide stack having multiple oxynitride layers2023
Memory transistor with multiple charge storing layers and a high work function g2023
Embedded sonos with a high-K metal gate and manufacturing methods of the same2023
Embedded SONOS and high voltage select gate with a high-K metal gate and manufac2023