Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error trapping in memory structures

Error trapping in memory structures

US Patent 10833707 · Granted Nov 10, 2020

Estimated economic value: $848,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cable pair concurrent servicing2024
Cable pair concurrent servicing2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Low latency availability in degraded redundant array of independent memory2023
Refresh-hiding memory system staggered refresh2022
Controller address contention assumption2022
Cache array macro micro-masking2022
Cache array macro micro-masking2022
Low latency availability in degraded redundant array of independent memory2021
Controller address contention assumption2021
Coherent cache with simultaneous data requests in same addressable index2020