Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technological method for preventing, by means of buried etch stop layers, the creation of vertical/lateral inhomogeneities when etching through-silicon vias

Technological method for preventing, by means of buried etch stop layers, the creation of vertical/lateral inhomogeneities when etching through-silicon vias

US Patent 10832953 · Granted Nov 10, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with back side protection mechanism2025
Gradient index metamaterial lens for terahertz radiation2024
Chip antenna, electronic component, and method for producing same2019
MEMS-microviscometer2017
Method for fabricating a bipolar transistor having self-aligned emitter contact2016
Electromechanical microswitch for switching an electrical signal, microelectrome2015
Bipolar transistor having self-adjusted emitter contact2015
Vertical bipolar transistor2011
Layers in substrate wafers2009
Method and device for the production of thin epitaxial semiconductor layers2007
Bipolar transistor and method for producing same2002