Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High resistivity silicon-on-insulator wafer manufacturing method for reducing substrate loss

High resistivity silicon-on-insulator wafer manufacturing method for reducing substrate loss

US Patent 10811308 · Granted Oct 20, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer boats for supporting semiconductor wafers in a furnace2025
Wafer boats for supporting semiconductor wafers in a furnace2024
Methods for stripping and cleaning semiconductor structures2023
High resistivity silicon-on-insulator substrate having enhanced charge trapping 2022
High resistivity silicon-on-insulator wafer manufacturing method for reducing su2021
High resistivity silicon-on-insulator structure and method of manufacture thereo2021
High resistivity silicon-on-insulator substrate having enhanced charge trapping 2020
High resistivity silicon-on-insulator substrate comprising a charge trapping lay2020
High resistivity silicon-on-insulator substrate having enhanced charge trapping 2020
High resistivity silicon-on-insulator substrate having enhanced charge trapping 2020
High resistivity silicon-on-insulator wafer manufacturing method for reducing su2019
High resistivity silicon-on-insulator structure and method of manufacture thereo2019