Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sequential voltage ramp-down of access lines of non-volatile memory device

Sequential voltage ramp-down of access lines of non-volatile memory device

US Patent 10803948 · Granted Oct 13, 2020

Estimated economic value: $16,272,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-optimizing corrective read offsets with lateral charge migration proxies2025
Program refresh with gate-induced drain leakage2025
Buffer allocation for reducing block transit penalty2025
Integrated assemblies having transistors configured for high-voltage application2025
Multiple-pass programming of memory cells using temporary parity generation2025
Microelectronic devices with source region vertical extension between upper and 2025
Temporary parity buffer allocation for zones in a parity group2025
Padding cached data with valid data for memory flush commands2025
Memory device having tiers of 2-transistor memory cells2025
Selectively programming retired wordlines of a memory device2025
Modified read counter incrementing scheme in a memory sub-system2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025