Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array with reduced circuitry

Memory array with reduced circuitry

US Patent 10762953 · Granted Sep 1, 2020

Estimated economic value: $3,521,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchy-aware integrated circuit layout design2025
Adaptive SRAM memory control2025
Short circuit detection in a read/write assist capacitor of a memory2025
Clock gating circuit for avoiding out-of-spec clock operations in self-timed cir2024
Synchronized memory repair system (SRS)2024
Analysis of signal transitions in feedback circuits2021
Bit-line mux driver with diode header for computer memory2021
Voltage bitline high (VBLH) regulation for computer memory2021
Negative voltage generation for computer memory2020
Locating failures in memory with redundancy2020
Area-efficient dynamic capacitor circuit for noise reduction in VLSI circuits2020
Bias-controlled bit-line sensing scheme for eDRAM2020