Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area-efficient dynamic capacitor circuit for noise reduction in VLSI circuits

Area-efficient dynamic capacitor circuit for noise reduction in VLSI circuits

US Patent 10756707 · Granted Aug 25, 2020

Estimated economic value: $2,454,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchy-aware integrated circuit layout design2025
Adaptive SRAM memory control2025
Adaptive SRAM memory control2025
Short circuit detection in a read/write assist capacitor of a memory2025
Short circuit detection in a read/write assist capacitor of a memory2025
Clock gating circuit for avoiding out-of-spec clock operations in self-timed cir2024
Clock gating circuit for avoiding out-of-spec clock operations in self-timed cir2024
Clock gating circuit for avoiding out-of-spec clock operations in self-timed cir2024
Synchronized memory repair system (SRS)2024
Synchronized memory repair system (SRS)2024
Adaptive keeper for supply-robust circuits2024
Adaptive keeper for supply-robust circuits2024