Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for high performance standard cell design techniques in FinFET based library using local layout effects (LLE)

Method for high performance standard cell design techniques in FinFET based library using local layout effects (LLE)

US Patent 10748932 · Granted Aug 18, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device background operation management for low host battery2025
Host device caching of flash memory address mappings2025
Image rendering based on location identifiers2023
Graphics processor health predictions2023
Circuits for power down leakage reduction in random-access memory2023
Bitline precharge system for a semiconductor memory device2023
True single-phase clock (TSPC) NAND-based reset flip-flop2023
Bitline precharge system for a semiconductor memory device2022
True single phase clock (TSPC) pre-charge based flip-flop2022
Pre-discharging based flip-flop with a negative setup time2022
Event-based framework for distributed applications2022
Level shifter circuits2022