Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical dynamic heat maps in full custom EDA applications

Hierarchical dynamic heat maps in full custom EDA applications

US Patent 10719650 · Granted Jul 21, 2020

Estimated economic value: $40,518,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing parasitic values for semiconductor designs2025
Methods and systems to determine parasitics for semiconductor or flat panel disp2025
Generating and display an animation of a predicted overlap shape in an IC design2025
Computing parasitic values for semiconductor designs2025
Methods and systems to determine shapes for semiconductor or flat panel display 2025
Full correlation aging analysis over combined process voltage temperature variat2023
Extreme cases sampling method for improved variation-aware full custom design2021
Extreme cases sampling method for improved variation-aware full custom design2021
Full-custom voltage-dependent design rules (VDRC) flow2020
Reuse of extracted layout-dependent effects for circuit design using circuit ste2019
Integrated circuit design using generation and instantiation of circuit stencils2019
Integrated circuit design using generation and instantiation of circuit stencils2019