Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate-source voltage generation for pull-up and pull-down devices in I/O designs

Gate-source voltage generation for pull-up and pull-down devices in I/O designs

US Patent 10715139 · Granted Jul 14, 2020

Estimated economic value: $34,730,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Jitter reduction in mixed-signal processing circuits2025
Last level cache hierarchy in chiplet based processors2025
Data lane variation compensation for data rate enhancement2025
Apparatus, system, and method for improving latency or power consumption2025
Apparatus, system, and method for improving latency or power consumption2025
Clock gating using a cascaded clock gating control signal2024
Arrester performance monitoring and maintenance system2024
Dual phase clock distribution from a single source in a die-to-die interface2024
Skew matching in a die-to-die interface2024
High to low level shifter architecture using lower voltage devices2024
High to low level shifter architecture using lower voltage devices2024
Adaptive biasing circuit for serial communication interfaces2023