Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual phase clock distribution from a single source in a die-to-die interface

Dual phase clock distribution from a single source in a die-to-die interface

US Patent 12015412 · Granted Jun 18, 2024

Estimated economic value: $358,115,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-phase clock gating with phase selection2025
Multi-phase clock gating with phase selection2025
Jitter reduction in mixed-signal processing circuits2025
Jitter reduction in mixed-signal processing circuits2025
Last level cache hierarchy in chiplet based processors2025
Last level cache hierarchy in chiplet based processors2025
Last level cache hierarchy in chiplet based processors2025
Last level cache hierarchy in chiplet based processors2025
Techniques for generating subjective style comparison metrics for B-reps of 3D C2025
Data lane variation compensation for data rate enhancement2025
Data lane variation compensation for data rate enhancement2025
Data lane variation compensation for data rate enhancement2025