Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for mitigating transistor aging to improve timing margins for memory interface signals

Methods for mitigating transistor aging to improve timing margins for memory interface signals

US Patent 10714163 · Granted Jul 14, 2020

Estimated economic value: $28,563,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Offset calibration method and apparatus for high bandwidth memory 3 (HBM3)2025
Offset calibration method and apparatus for high bandwidth memory 3 (HBM3)2025
System and a method for aligning a programmable clock or strobe2025
System and a method for aligning a programmable clock or strobe2025
System and a method for network-on-chip power management2025
System and a method for network-on-chip power management2025
Fabric die to fabric die interconnect for modularized integrated circuit devices2025
Network-on-chip system for optimizing data transfer2025
Network-on-chip system for optimizing data transfer2025
Memory controller for improving data integrity and providing data security and a2025
Memory controller for improving data integrity and providing data security and a2025
Method and a system for network-on-chip arbitration2025