Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Avoiding very low duty cycles in a divided clock generated by a frequency divider

Avoiding very low duty cycles in a divided clock generated by a frequency divider

US Patent 10700669 · Granted Jun 30, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bias block for biasing transistors exhibiting non-linearity when designed for li2025
Inter-PLL communication in a multi-PLL environment2025
Counter design for a time-to-digital converter (TDC)2025
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Preventing reverse-current flow when an integrated circuit operates using power 2024
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Fast switching of output frequency of a phase locked loop (PLL)2024
Making determination of inductance-change immune to changes in environmental con2023
Making determination of inductance-change immune to changes in environmental con2023
Fractional sampling-rate converter to generate output samples at a higher rate f2023
Time-to-digital converter (TDC) to operate with input clock signals with jitter2023
Reducing noise contribution in compensating for unequal successive time periods 2023